





HELLOFPGA.COM

备注 CLK_50接到的是普通的IO，如打算自己画板建议接到MRCC的P端口

Title		www.hellofpga.com	
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Thursday, October 13, 2022	Sheet	1 of 3




Title www.hellofpga.com		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Thursday, October 13, 2022	Sheet 1 of 1



HELLOFPGA.COM


Title		
www.hellofpga.com		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Thursday, October 13, 2022	Sheet 1 of 1

DDR PART




HELLOFPGA.COM


Title		
www.hellofpga.com		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Thursday, October 13, 2022	Sheet 1 of 1



TF




JTAG




BOOT

HELLOFPGA.COM


BOOT	S1	S2
JTAG	●	●
QSPI	○	●
SD	○	○
ON	●	○




QSPI FLASH





EEPROM



KEY





LED





CLOCK

Title		
www.hellofpga.com		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Thursday, October 13, 2022	Sheet 1 of 1



HELLOFPGA.COM

Title		
www.hellofpga.com		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Thursday, October 13, 2022	Sheet 1 of 1



HELLOFPGA.COM

Title		
www.hellofpga.com		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Thursday, October 13, 2022	Sheet 1 of 1