Device Usage Page (usage_statistics_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx.
To see the actual file transmitted to Xilinx, please click here.

software_version_and_target_device
betaFALSE build_version2405991
date_generatedWed Oct 5 16:58:24 2022 os_platformWIN64
product_versionVivado v2018.3 (64-bit) project_id52ea14ea16a94ce8866553b8c5fc4fc0
project_iteration3 random_id143962e3437056d6a75d5469c19ee7ca
registration_id143962e3437056d6a75d5469c19ee7ca route_designTRUE
target_devicexc7z010 target_familyzynq
target_packageclg400 target_speed-1
tool_flowVivado

user_environment
cpu_name11th Gen Intel(R) Core(TM) i7-1160G7 @ 1.20GHz cpu_speed2112 MHz
os_nameMicrosoft Windows 8 or later , 64-bit os_releasemajor release (build 9200)
system_ram16.000 GB total_processors1

vivado_usage
gui_handlers
abstractcombinedpanel_remove_selected_elements=7 addrepositoryinfodialog_ok=6 addrepositoryinfodialog_repository_tree=10 basedialog_apply=5
basedialog_cancel=10 basedialog_ok=24 cmdmsgdialog_ok=14 coretreetablepanel_core_tree_table=35
createconstraintsfilepanel_file_name=1 createnewdiagramdialog_design_name=1 createsrcfiledialog_file_name=2 filesetpanel_file_set_panel_tree=70
flownavigatortreepanel_flow_navigator_tree=97 fpgachooser_fpga_table=2 hacgcipsymbol_show_disabled_ports=2 hardwaretreepanel_hardware_tree_table=6
hfolderchooserhelpers_up_one_level=1 mainmenumgr_checkpoint=3 mainmenumgr_export=2 mainmenumgr_file=12
mainmenumgr_import=2 mainmenumgr_ip=2 mainmenumgr_open_recent_project=3 mainmenumgr_project=9
mainmenumgr_text_editor=2 mainmenumgr_window=2 maintoolbarmgr_run=5 msgtreepanel_discard_user_created_messages=1
msgtreepanel_message_severity=4 msgtreepanel_message_view_tree=4 netlistschematicview_show_io_ports_in_this_schematic=1 pacommandnames_auto_connect_target=12
pacommandnames_auto_update_hier=1 pacommandnames_create_hardware_dashboards=1 pacommandnames_ip_settings=1 pacommandnames_launch_hardware=2
pacommandnames_new_project=1 pacommandnames_open_project=1 pacommandnames_program_fpga=2 pacommandnames_run_synthesis=4
pacommandnames_set_as_top=1 pacommandnames_upgrade_ip=1 paviews_dashboard=35 paviews_project_summary=10
programfpgadialog_program=14 programfpgadialog_specify_bitstream_file=2 rdicommands_delete=2 rdicommands_properties=1
removesourcesdialog_also_delete=1 saveprojectutils_save=6 settingsdialog_options_tree=163 settingsdialog_project_tree=103
settingsdialog_restore=1 settingsprojectgeneralpage_choose_device_for_your_project=2 settingsprojectippackagerpage_add_extension=2 settingsprojectiprepositorypage_add_repository=10
settingsprojectiprepositorypage_refresh_all=1 settingsprojectiprepositorypage_repository_chooser=1 signaltablepanel_signal_table=8 simpleoutputproductdialog_generate_output_products_immediately=2
srcchooserpanel_create_file=2 srcmenu_ip_documentation=2 srcmenu_ip_hierarchy=1 syntheticagettingstartedview_recent_projects=14
systembuilderview_add_ip=5 systemtreeview_system_tree=2 xpg_ipsymbol_show_disabled_ports=1
java_command_handlers
addsources=4 autoconnecttarget=12 coreview=9 createblockdesign=2
customizecore=2 editdelete=2 editproperties=1 launchprogramfpga=14
newlaunchhardware=2 newproject=1 openhardwaremanager=24 openproject=1
openrecenttarget=12 programdevice=12 recustomizecore=1 runbitgen=5
runschematic=1 runsynthesis=5 settopnode=1 showview=2
toolssettings=23 upgradeip=1
other_data
guimode=42
project_data
constraintsetcount=1 core_container=false currentimplrun=impl_1 currentsynthesisrun=synth_1
default_library=xil_defaultlib designmode=RTL export_simulation_activehdl=2 export_simulation_ies=2
export_simulation_modelsim=2 export_simulation_questa=2 export_simulation_riviera=2 export_simulation_vcs=2
export_simulation_xsim=2 implstrategy=Vivado Implementation Defaults launch_simulation_activehdl=0 launch_simulation_ies=0
launch_simulation_modelsim=0 launch_simulation_questa=0 launch_simulation_riviera=0 launch_simulation_vcs=0
launch_simulation_xsim=0 simulator_language=Mixed srcsetcount=2 synthesisstrategy=Vivado Synthesis Defaults
target_language=Verilog target_simulator=XSim totalimplruns=3 totalsynthesisruns=3

unisim_transformation
post_unisim_transformation
bufg=3 carry4=9 fdpe=2 fdre=163
fdse=15 gnd=15 ibuf=1 lut1=9
lut2=28 lut3=37 lut4=29 lut5=53
lut6=90 mmcme2_adv=1 obufds=4 oserdese2=8
vcc=11
pre_unisim_transformation
bufg=3 carry4=9 fdpe=2 fdre=163
fdse=15 gnd=15 ibuf=1 lut1=9
lut2=28 lut3=37 lut4=29 lut5=53
lut6=90 mmcme2_adv=1 obufds=4 oserdese2=8
vcc=11

ip_statistics
clk_wiz_v6_0_2_0_0/1
clkin1_period=20.000 clkin2_period=10.0 clock_mgr_type=NA component_name=clk_wiz_0
core_container=NA enable_axi=0 feedback_source=FDBK_AUTO feedback_type=SINGLE
iptotal=1 manual_override=false num_out_clk=2 primitive=MMCM
use_dyn_phase_shift=false use_dyn_reconfig=false use_inclk_stopped=false use_inclk_switchover=false
use_locked=false use_max_i_jitter=false use_min_o_jitter=false use_phase_alignment=true
use_power_down=false use_reset=false

report_drc
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -internal=default::[not_specified] -internal_only=default::[not_specified] -messages=default::[not_specified]
-name=default::[not_specified] -no_waivers=default::[not_specified] -return_string=default::[not_specified] -ruledecks=default::[not_specified]
-upgrade_cw=default::[not_specified] -waived=default::[not_specified]
results
plck-23=1 zps7-1=1

report_methodology
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -messages=default::[not_specified] -name=default::[not_specified] -return_string=default::[not_specified]
-slack_lesser_than=default::[not_specified] -waived=default::[not_specified]
results
xdcb-5=1

report_power
command_line_options
-advisory=default::[not_specified] -append=default::[not_specified] -file=[specified] -format=default::text
-hier=default::power -hierarchical_depth=default::4 -l=default::[not_specified] -name=default::[not_specified]
-no_propagation=default::[not_specified] -return_string=default::[not_specified] -rpx=[specified] -verbose=default::[not_specified]
-vid=default::[not_specified] -xpe=default::[not_specified]
usage
airflow=250 (LFM) ambient_temp=25.0 (C) bi-dir_toggle=12.500000 bidir_output_enable=1.000000
board_layers=8to11 (8 to 11 Layers) board_selection=medium (10"x10") clocks=0.002254 confidence_level_clock_activity=High
confidence_level_design_state=High confidence_level_device_models=High confidence_level_internal_activity=Medium confidence_level_io_activity=High
confidence_level_overall=Medium customer=TBD customer_class=TBD devstatic=0.095642
die=xc7z010clg400-1 dsp_output_toggle=12.500000 dynamic=0.242468 effective_thetaja=11.5
enable_probability=0.990000 family=zynq ff_toggle=12.500000 flow_state=routed
heatsink=none i/o=0.134041 input_toggle=12.500000 junction_temp=28.9 (C)
logic=0.000174 mgtavcc_dynamic_current=0.000000 mgtavcc_static_current=0.000000 mgtavcc_total_current=0.000000
mgtavcc_voltage=1.000000 mgtavtt_dynamic_current=0.000000 mgtavtt_static_current=0.000000 mgtavtt_total_current=0.000000
mgtavtt_voltage=1.200000 mgtvccaux_dynamic_current=0.000000 mgtvccaux_static_current=0.000000 mgtvccaux_total_current=0.000000
mgtvccaux_voltage=1.800000 mmcm=0.105825 netlist_net_matched=NA off-chip_power=0.000000
on-chip_power=0.338110 output_enable=1.000000 output_load=5.000000 output_toggle=12.500000
package=clg400 pct_clock_constrained=1.000000 pct_inputs_defined=100 platform=nt64
process=typical ram_enable=50.000000 ram_write=50.000000 read_saif=False
set/reset_probability=0.000000 signal_rate=False signals=0.000174 simulation_file=None
speedgrade=-1 static_prob=False temp_grade=commercial thetajb=9.3 (C/W)
thetasa=0.0 (C/W) toggle_rate=False user_board_temp=25.0 (C) user_effective_thetaja=11.5
user_junc_temp=28.9 (C) user_thetajb=9.3 (C/W) user_thetasa=0.0 (C/W) vccadc_dynamic_current=0.000000
vccadc_static_current=0.020000 vccadc_total_current=0.020000 vccadc_voltage=1.800000 vccaux_dynamic_current=0.058666
vccaux_io_dynamic_current=0.000000 vccaux_io_static_current=0.000000 vccaux_io_total_current=0.000000 vccaux_io_voltage=1.800000
vccaux_static_current=0.005684 vccaux_total_current=0.064350 vccaux_voltage=1.800000 vccbram_dynamic_current=0.000000
vccbram_static_current=0.000238 vccbram_total_current=0.000238 vccbram_voltage=1.000000 vccint_dynamic_current=0.004093
vccint_static_current=0.004045 vccint_total_current=0.008138 vccint_voltage=1.000000 vcco12_dynamic_current=0.000000
vcco12_static_current=0.000000 vcco12_total_current=0.000000 vcco12_voltage=1.200000 vcco135_dynamic_current=0.000000
vcco135_static_current=0.000000 vcco135_total_current=0.000000 vcco135_voltage=1.350000 vcco15_dynamic_current=0.000000
vcco15_static_current=0.000000 vcco15_total_current=0.000000 vcco15_voltage=1.500000 vcco18_dynamic_current=0.000000
vcco18_static_current=0.000000 vcco18_total_current=0.000000 vcco18_voltage=1.800000 vcco25_dynamic_current=0.000000
vcco25_static_current=0.000000 vcco25_total_current=0.000000 vcco25_voltage=2.500000 vcco33_dynamic_current=0.040235
vcco33_static_current=0.001000 vcco33_total_current=0.041235 vcco33_voltage=3.300000 vcco_ddr_dynamic_current=0.000000
vcco_ddr_static_current=0.000000 vcco_ddr_total_current=0.000000 vcco_ddr_voltage=1.500000 vcco_mio0_dynamic_current=0.000000
vcco_mio0_static_current=0.000000 vcco_mio0_total_current=0.000000 vcco_mio0_voltage=1.800000 vcco_mio1_dynamic_current=0.000000
vcco_mio1_static_current=0.000000 vcco_mio1_total_current=0.000000 vcco_mio1_voltage=1.800000 vccpaux_dynamic_current=0.000000
vccpaux_static_current=0.010330 vccpaux_total_current=0.010330 vccpaux_voltage=1.800000 vccpint_dynamic_current=0.000000
vccpint_static_current=0.017835 vccpint_total_current=0.017835 vccpint_voltage=1.000000 vccpll_dynamic_current=0.000000
vccpll_static_current=0.003000 vccpll_total_current=0.003000 vccpll_voltage=1.800000 version=2018.3

report_utilization
clocking
bufgctrl_available=32 bufgctrl_fixed=0 bufgctrl_used=3 bufgctrl_util_percentage=9.38
bufhce_available=48 bufhce_fixed=0 bufhce_used=0 bufhce_util_percentage=0.00
bufio_available=8 bufio_fixed=0 bufio_used=0 bufio_util_percentage=0.00
bufmrce_available=4 bufmrce_fixed=0 bufmrce_used=0 bufmrce_util_percentage=0.00
bufr_available=8 bufr_fixed=0 bufr_used=0 bufr_util_percentage=0.00
mmcme2_adv_available=2 mmcme2_adv_fixed=0 mmcme2_adv_used=1 mmcme2_adv_util_percentage=50.00
plle2_adv_available=2 plle2_adv_fixed=0 plle2_adv_used=0 plle2_adv_util_percentage=0.00
dsp
dsps_available=80 dsps_fixed=0 dsps_used=0 dsps_util_percentage=0.00
io_standard
blvds_25=0 diff_hstl_i=0 diff_hstl_i_18=0 diff_hstl_ii=0
diff_hstl_ii_18=0 diff_hsul_12=0 diff_mobile_ddr=0 diff_sstl135=0
diff_sstl135_r=0 diff_sstl15=0 diff_sstl15_r=0 diff_sstl18_i=0
diff_sstl18_ii=0 hstl_i=0 hstl_i_18=0 hstl_ii=0
hstl_ii_18=0 hsul_12=0 lvcmos12=0 lvcmos15=0
lvcmos18=0 lvcmos25=0 lvcmos33=1 lvds_25=0
lvttl=0 mini_lvds_25=0 mobile_ddr=0 pci33_3=0
ppds_25=0 rsds_25=0 sstl135=0 sstl135_r=0
sstl15=0 sstl15_r=0 sstl18_i=0 sstl18_ii=0
tmds_33=1
memory
block_ram_tile_available=60 block_ram_tile_fixed=0 block_ram_tile_used=0 block_ram_tile_util_percentage=0.00
ramb18_available=120 ramb18_fixed=0 ramb18_used=0 ramb18_util_percentage=0.00
ramb36_fifo_available=60 ramb36_fifo_fixed=0 ramb36_fifo_used=0 ramb36_fifo_util_percentage=0.00
primitives
bufg_functional_category=Clock bufg_used=3 carry4_functional_category=CarryLogic carry4_used=9
fdpe_functional_category=Flop & Latch fdpe_used=2 fdre_functional_category=Flop & Latch fdre_used=154
fdse_functional_category=Flop & Latch fdse_used=15 ibuf_functional_category=IO ibuf_used=1
lut1_functional_category=LUT lut1_used=9 lut2_functional_category=LUT lut2_used=28
lut3_functional_category=LUT lut3_used=28 lut4_functional_category=LUT lut4_used=29
lut5_functional_category=LUT lut5_used=47 lut6_functional_category=LUT lut6_used=72
mmcme2_adv_functional_category=Clock mmcme2_adv_used=1 obufds_functional_category=IO obufds_used=4
oserdese2_functional_category=IO oserdese2_used=8
slice_logic
f7_muxes_available=8800 f7_muxes_fixed=0 f7_muxes_used=0 f7_muxes_util_percentage=0.00
f8_muxes_available=4400 f8_muxes_fixed=0 f8_muxes_used=0 f8_muxes_util_percentage=0.00
lut_as_logic_available=17600 lut_as_logic_fixed=0 lut_as_logic_used=169 lut_as_logic_util_percentage=0.96
lut_as_memory_available=6000 lut_as_memory_fixed=0 lut_as_memory_used=0 lut_as_memory_util_percentage=0.00
register_as_flip_flop_available=35200 register_as_flip_flop_fixed=0 register_as_flip_flop_used=171 register_as_flip_flop_util_percentage=0.49
register_as_latch_available=35200 register_as_latch_fixed=0 register_as_latch_used=0 register_as_latch_util_percentage=0.00
slice_luts_available=17600 slice_luts_fixed=0 slice_luts_used=169 slice_luts_util_percentage=0.96
slice_registers_available=35200 slice_registers_fixed=0 slice_registers_used=171 slice_registers_util_percentage=0.49
lut_as_distributed_ram_fixed=0 lut_as_distributed_ram_used=0 lut_as_logic_available=17600 lut_as_logic_fixed=0
lut_as_logic_used=169 lut_as_logic_util_percentage=0.96 lut_as_memory_available=6000 lut_as_memory_fixed=0
lut_as_memory_used=0 lut_as_memory_util_percentage=0.00 lut_as_shift_register_fixed=0 lut_as_shift_register_used=0
lut_in_front_of_the_register_is_unused_fixed=0 lut_in_front_of_the_register_is_unused_used=33 lut_in_front_of_the_register_is_used_fixed=33 lut_in_front_of_the_register_is_used_used=27
register_driven_from_outside_the_slice_fixed=27 register_driven_from_outside_the_slice_used=60 register_driven_from_within_the_slice_fixed=60 register_driven_from_within_the_slice_used=111
slice_available=4400 slice_fixed=0 slice_registers_available=35200 slice_registers_fixed=0
slice_registers_used=171 slice_registers_util_percentage=0.49 slice_used=78 slice_util_percentage=1.77
slicel_fixed=0 slicel_used=56 slicem_fixed=0 slicem_used=22
unique_control_sets_available=4400 unique_control_sets_fixed=4400 unique_control_sets_used=6 unique_control_sets_util_percentage=0.14
using_o5_and_o6_fixed=0.14 using_o5_and_o6_used=44 using_o5_output_only_fixed=44 using_o5_output_only_used=0
using_o6_output_only_fixed=0 using_o6_output_only_used=125
specific_feature
bscane2_available=4 bscane2_fixed=0 bscane2_used=0 bscane2_util_percentage=0.00
capturee2_available=1 capturee2_fixed=0 capturee2_used=0 capturee2_util_percentage=0.00
dna_port_available=1 dna_port_fixed=0 dna_port_used=0 dna_port_util_percentage=0.00
efuse_usr_available=1 efuse_usr_fixed=0 efuse_usr_used=0 efuse_usr_util_percentage=0.00
frame_ecce2_available=1 frame_ecce2_fixed=0 frame_ecce2_used=0 frame_ecce2_util_percentage=0.00
icape2_available=2 icape2_fixed=0 icape2_used=0 icape2_util_percentage=0.00
startupe2_available=1 startupe2_fixed=0 startupe2_used=0 startupe2_util_percentage=0.00
xadc_available=1 xadc_fixed=0 xadc_used=0 xadc_util_percentage=0.00

synthesis
command_line_options
-assert=default::[not_specified] -bufg=default::12 -cascade_dsp=default::auto -constrset=default::[not_specified]
-control_set_opt_threshold=default::auto -directive=default::default -fanout_limit=default::10000 -flatten_hierarchy=default::rebuilt
-fsm_extraction=default::auto -gated_clock_conversion=default::off -generic=default::[not_specified] -include_dirs=default::[not_specified]
-keep_equivalent_registers=default::[not_specified] -max_bram=default::-1 -max_bram_cascade_height=default::-1 -max_dsp=default::-1
-max_uram=default::-1 -max_uram_cascade_height=default::-1 -mode=default::default -name=default::[not_specified]
-no_lc=default::[not_specified] -no_srlextract=default::[not_specified] -no_timing_driven=default::[not_specified] -part=xc7z010clg400-1
-resource_sharing=default::auto -retiming=default::[not_specified] -rtl=default::[not_specified] -rtl_skip_constraints=default::[not_specified]
-rtl_skip_ip=default::[not_specified] -seu_protect=default::none -sfcu=default::[not_specified] -shreg_min_size=default::3
-top=top -verilog_define=default::[not_specified]
usage
elapsed=00:00:27s hls_ip=0 memory_gain=515.375MB memory_peak=876.043MB